hengliao1972/pyCircuit

Stars

⭐ 26

PRs Reviewed

1

Bot Comments

8

Primary Language

Verilog

Merge Rate

0.0%

Avg Time to Merge

—

Avg Additions

+2.3K

Avg Deletions

-130

Avg Files Changed

25