← Back to repositories

Swadesh06/DA-408_assignment

github.com/Swadesh06/DA-408_assignment ↗

Verilog

Stars

⭐ 0

PRs Reviewed

1

Bot Comments

2

Primary Language

Verilog

Merge Rate

0.0%

Avg Time to Merge

—

Avg Additions

+566

Avg Deletions

-1.1K

Avg Files Changed

10

AI Review Products#

AI code review products active on this repository.